Senior Staff Analog Engineer
瑞萨 Chandler
芯片 / 半导体 近一周新增
· Minimum of 8 to 10 years experience in power management with a proven record of acting as a technical project lead on complex ICs within the last four years.
昨天挂出 已收藏 读全文 →
喜欢
跳过
瑞萨 Chandler
芯片 / 半导体 近一周新增
· Minimum of 8 to 10 years experience in power management with a proven record of acting as a technical project lead on complex ICs within the last four years.
昨天挂出 已收藏 读全文 →
瑞萨 Chandler
芯片 / 半导体 近一周新增
· Demonstrated depth of experience in analog or mixed-signal integrated circuit design. · Strong CMOS transistor-level design, simulation, verification, and deb
昨天挂出 已收藏 读全文 →
瑞萨 Chandler
芯片 / 半导体 近一周新增
· Hands-on experience in analog or mixed-signal integrated circuit design. · Strong CMOS transistor-level circuit design and simulation experience. · Experience
昨天挂出 已收藏 读全文 →
瑞萨 Chandler
芯片 / 半导体 近一周新增
· Extensive experience in analog or mixed-signal integrated circuit design with demonstrated domain expertise. · Deep expertise in CMOS analog circuit design, s
昨天挂出 已收藏 读全文 →
瑞萨 Chandler
芯片 / 半导体 近一周新增
Required Qualifications · Bachelor's or Master's degree in Electrical Engineering, Computer Engineering, Computer Science, or a related technical field. · Exten
昨天挂出 已收藏 读全文 →
瑞萨 Chandler
芯片 / 半导体 近一周新增
· Education: B.S./M.S. in Electrical Engineering, Computer Engineering, or a related field. · Experience: 5-10+ years in analog design design experience · Commu
昨天挂出 已收藏 读全文 →
瑞萨 Chandler
芯片 / 半导体 近一周新增
· Education: B.S. or M.S. in Electrical Engineering, Computer Engineering, or a related field. · Experience: 8-12+ years of experience in mixed-signal verificat
昨天挂出 已收藏 读全文 →
瑞萨 Chandler
芯片 / 半导体 近一周新增
· Minimum of 12 to 15 years experience in power management with a proven record of acting as a technical project lead on complex ICs within the last four years.
挂了 2 天 已收藏 读全文 →
瑞萨 Chandler
芯片 / 半导体
Required: Following are rough guidelines for the qualifications (if you feel you have much more or somewhat less, let that not stop you from applying): · 5-11+
挂了 9 天 已收藏 读全文 →
瑞萨 Chandler
芯片 / 半导体
· >10 years of digital design experience in one of the following areas: wireless handheld, data conversion, and power management. · Degree-level qualification i
挂了 9 天 已收藏 读全文 →
瑞萨 Chandler
芯片 / 半导体
· Bachelor’s degree or higher in Electrical or Computer Engineering, or Computer Science · 7 to 12+ years of experience working with Automated Test Systems (ATE
挂了 9 天 已收藏 读全文 →
瑞萨 Chandler
芯片 / 半导体
· Renesas is seeking an experienced Staff Verification Engineer. As mixed-mixed signal verification engineer you will be responsible for the verification and mo
挂了 12 天 已收藏 读全文 →
意法半导体 Grenoble / Agrate Brianza / Chandler
芯片 / 半导体
Chez STMicroelectronics, nous sommes convaincus que la technologie est un moteur d’innovation et a un impact positif pour les entreprises, les personnes et la société. En tant qu’acteur mondial des semiconducteurs, nos technologies de pointe et nos composants électroniques sont invisibles mais au c…
挂了 2 个月 已收藏 读全文 →
瑞萨 Chandler
芯片 / 半导体
· 12+ years of program and portfolio management experience in semiconductor, automotive electronics, or related complex product development environments. · Demo
挂了 13 天 已收藏 读全文 →
瑞萨 Chandler
芯片 / 半导体
Required Qualifications · M.S. in Electrical Engineering or related discipline. · 5+ years of semiconductor ESD design experience. · Knowledge of: ESD device
挂了 15 天 已收藏 读全文 →
瑞萨 Chandler
芯片 / 半导体
• M.S. or Ph.D. in Electrical Engineering or related field. • 10+ years of semiconductor ESD design experience. • Strong knowledge of: ESD device physics, HBM,
挂了 16 天 已收藏 读全文 →
上下滑换卡片 · 右滑喜欢 · 左滑跳过 登录后才能收藏 →